Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
for loops in verilog
Clearly one has to be careful to make for loops synthesizable (essentially make sure that loop termination is set on some constant).
I would take issue that they "should not be used"... ostensibly because they "consume excessive area". They have their place in simplifying...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
