Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am designing a LDO which has load onchip.
Although I have a big off chip capacitor(4.7uF), the bond pad inductance coming in series is affecting the load regulation transient. I am getting big spikes.
How to get rid of this problem? This must be a common problem as many chips will have...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
