Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i am inneed of std cell lib for synopsys design compiler
where to find or if any one having means plz post it
and also procedure for to use synopsys design compiler
i am a beginner in synopsys tool.
plz help me to compile a verilog code in vcs and also in design vision..
i encountered problem in library setup
if i want a new lib or any existing lib........
existing lib means
where it wil be??
thank u
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
