Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm also talking about FPGA. As I'm beginner i don't know in much depth. But what if flop of synchronizer have initial value '1' and i don't give value to reset signal.
Hello,
I have need of synchronous reset in my design. But the problem is both of it's assertion as well as DE-assertion should be synchronous.
Can anybody give me hint on this.
Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
