Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sdf negative
It means that your SDF file contains negative delay values.
If you have for example a negative hold value -x, your signal can change x time before the clock event and still not violate the hold requirement.
Your simulator is not accepting these negative values and is setting them...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
