Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Where does the formula for PLL bandwidth =Kvco*R*Ip/(2pi*M) derived from?
I know this is a simplified formula and the actual formula is much complicated than this. I'm just wondering where this formula is derived from?
Thanks.
Hi all,
I notice for some current mirror implementation includes a series resistor that is connected to the gate of the diode-connected transistor of the current mirror.
May I know the the purpose of the series resistor?
Thanks a lot.
Hi everyone,
Just a simple question. I know bond wire inductance causes ground bounce on power pin. How about signal pin? Do we care about the bond wire inductance for signal pin? If yes, why?
Thanks.
Re: Vdsat and Vth(sat)
Thanks for the reply. I have some further questions.
Assume my design does not contains diode connected structures.
Also assume that there's no reduction in supply voltage.
I'm only using simple current mirror and high-swing cascode current mirror. Will the increase...
This is a basic question.
From the square-law model:
Vdsat = Vgs - Vth
If Vth of a process increase, we'll need higher Vgs to turn the device on right? In other words the Vdsat will remain the same for different Vth?
Why do we say that when Vth of a process increase, the headroom will decrease?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
