Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
in CAN V3.2 xilinx core example design, when I'm simulating a can_v3_2_tb, I'm see Data sending and receiving operations are performed successfully but CAN_PHY_TX and CAN_PHY_RX always High (Does not change).
So how are the data transmitted?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.