Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by invincibleuiu

  1. I

    Design a 2^8 row decoder using less transistor

    hello, I want to design DDR RAM.anybody can suggest me how can i design a row decoder and column decoder using less transistors.here i give a picture of a row decoder.but i can not understand how i sketch the row decoder from this picture. thanks Shayadul Alam
  2. I

    DDR RAM basic layout

    hello, I want to design basic DDR RAM. So anybody can give the answer? I need the information about basic DDR RAM. Such as ....... What we need to design a DDR RAM. Basic layout design. schematic design. smallest area. highest speed. lowest power...
  3. I

    high performance and low power

    Actually I need the definition for general device , so that it can be fitted for any specification.
  4. I

    high performance and low power

    hello, i want know about high performance standard cell and its parameters and characteristics ...please help me about this... 1.what is it definition... 2.advantages...... thanks
  5. I

    about high density, routing track and multi channel to design standard cell in VLSI

    hello, i want to know briefly about high density , routing track, multi channel to design standard cell in IC in VLSI.please help me...... such as........... 1.what is high density ? 2.what is its purpose to design standard cell? 3.advantages.... what is tracks...
  6. I

    [SOLVED] [Moved] about multi channel and single channel to design standard cell in VLSI

    i want to about multi and single channel to design standard cell in VLSI. Anybody please help me...

Part and Inventory Search

Back
Top