Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
or u can do one thing save the output file in text format from any logic simulator and then read that text file in the matlab. den ur purpose will be solved.
you can download the SOC design file whic i have posted earlier and after that try this file with cadence encounter.please give me your valuable comment.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.