Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1) how does the gate oxide thickness affect the performance (channel conductivity, subthreshold leakage) of mosfet?
2) If there is gate oxide (insulator) between the gate and the P-substrate(body of Nmos) then how can the conduction channel between the two n wells be formed?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
