Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,I am currently working on a project for LNA design at 60GHz.I would like to know how to choose a transistor that fits to this design for best performance.There are many type of transistor models are given in 22-nm FDSOI process.
Thanks Ata_sa16 and erikl.
I designed this circuit with N differential pair.
and i chose design parameters like this
but I am not meeting specs with 1.6V
could someone tell me how to increase gain at 1.6v
Thanks alot
Hi,how to design signle stage OTA with the below specs in cadence 180nm technology.I have referred few book but I couldn't find any relevant info.Please help me with the step by step procedure.
DC gain:min 52dB
Gain BW product: min 6MHz
large signal cutoff frequency :min 6Khz
output common...
I have been attending written test
but i have not cleared even one of them.
Please guide me how to prepare Aptitude,verbal and non verbal
in such a way to clear it.
I am,Jagadeesh, an undergrad yet to pass out this year from ECE.
If any company having openings and
opportunity for freshers,please see my resume.
My resume https://www.ziddu.com/download/19240717/jagadish.docx.html
Thanks
why zigbee uses OQPSK modulation,what is the formula for datarate(bit rate) caluculation and why the datarate is 250 Kbps ?
what is the difference between single hop and multi hop?
In any wire less sensor network we have three nodes
1.network coordinator
2.cluster head
3.bottom node
are they different in their hardware or same?
if same,then how they are differnt in their functionality?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.