Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ikru26

  1. I

    Help with interview question #3

    pls see the attachment
  2. I

    Course on VLSI Design for Signal Processing

    **broken link removed** http://www.bores.com/ **broken link removed** http://www.algotron.com/
  3. I

    How to set up Quartus to simulate 2 VHDL files?

    Re: Quartus || Problem set the second file top level module as first when you compile the second time
  4. I

    Verilog case and if else

    if we use a 1)if and else if statement in verilog for generating a multiplexer and synthesize the code what will be the output looks like.. will it be a priority encoder or a Mux. 2) Do we need to declare the output of a assignment statement as wire incase of a combinational circuit 3) Do...
  5. I

    65nm and 90nm Technology

    any reference book or lecture slides
  6. I

    65nm and 90nm Technology

    i am new to backend. the gate length means u mean the w/l ratio or something like that or npn or pnp transistor thickness. can u explain little deeper or anyother weblink or good book for reading
  7. I

    65nm and 90nm Technology

    Can anyone detaily explain me about the 90nm and 65nm technology difference
  8. I

    Difference between LUTs from Xilinx and Altera

    1) A single ALM has max of 8 input ie 2 LUTs or ALUTs either it can have same size or different size. eventhough the max input is 8 we are using only 7 inputs in all the cases . 2) can anyone tell me some differences between @ltera ALM and what is the equivalent in Xilinx. ( ALM_...
  9. I

    Difference between Xilinx and Altera products

    1) A single ALM has max of 8 input ie 2 LUTs or ALUTs either it can have same size or different size. eventhough the max input is 8 we are using only 7 inputs in all the cases . 2) can anyone tell me some differences between Altera ALM and what is the equivalent in Xilinx. ( ALM_ Adaptive...
  10. I

    how to do clock synthesis

    what is meant by clock synthesis and the advantage of clock synthesis
  11. I

    The difference between FPGA Prototyping and Emulation

    Re: can anyone tell me i didnt mean i will give 10 points.what i mean is please explain me with atleast 10 difference ( points ) between prototyping and emulation. in wikepedia i searched already and i am not conviced by the way he explains: "A key distinction between an emulator and an FPGA...
  12. I

    The difference between FPGA Prototyping and Emulation

    can any tell me the difference between FPGA Prototyping and Emulation. about 10 points
  13. I

    what is the difference between Nuetral and earthing

    Nuetral wire and earthing wire
  14. I

    can we use chipscope as a replaement for logic analyzer

    chipscope is the software from Xilinx and you need to have logic analyzers to connect. you cannot Chipscope alone for your purpose
  15. I

    Verilog Code : 'define & parameter

    `define in verilog pls see the attacehd document
See more

Part and Inventory Search

Back
Top