Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by icoin13

  1. I

    how do I design a Configurable logic block of fpga in pspice

    This is an open source FPGA architecture, I think this may help https://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-43.html
  2. I

    Multiplication delay in Altera stratixII !!!

    SA I'm trying to implement the digital signal processing of a gsm receiver on alterga stratixII fpga and this require to many multipication operation, and I want to know how many clock cycles delay should I expect of 20bit*20bit multiply operation? and if i want to multiply two arrays each of...
  3. I

    Gsm bands multiplexing !!!

    thanks for relying tony, GSM signal would be voice i've thought of an approach but may be it's not applicable or can't be implemented and i need your opinion . mainly we want to scan the GSM bands so that we could decide were should the software Bts work on the frequency spectrum ... we have...
  4. I

    Gsm bands multiplexing !!!

    Hello Everybody I'm alaa from egypt n i need some help here, i'm doing my graduation project. One of the tasks in our project is to design RF circuit that could receive GSM signals over both 900 & 1800 bands and compress them to less than 32 MHZ so that we could sample it with the usrp AD ship...

Part and Inventory Search

Back
Top