Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
colpitts oscillator simulation in ads
I'm simulating with a conventional Colpitts oscillator in Cadence. As the SpectreRF User Guide suggests, to initialize the oscillation, it should require some initial conditions on L or C, or some brief impulsive stimulus into oscillatory node...
I have a question related to Monte Carlo simulation for a mixer IP2 in Cadence using QPSS+QPAC.
For a single point simulation, I can have the IIP2/OIP2 result from "Direct Plot -> qpac -> IPN Curves"
after setting a few parameters. I don't know how to set up the corresponding...
Thanks, oermens. It works perfectly for both single iteration and Monte Carlo simulation! In my version of AWD calculator, the exact menu for " Memories->Select" is "Recall" though.
In case some people need to know the detail, after recalling the variable from calculator memory, at the Analog...
Thanks a lot, oermens!
I try to load the variables into AWD calculator at CIW command line,
but the list was empty when I checked "var" button in the calculator.
I guess I may miss something from your tips.
I'm currently doing an inductor Monte Carlo simulation in Cadence-Spectre (Cadence version: 5.10.41_USR5.90.69; Spectre version: 18.104.22.1680). My objective is to see how the inductance and Q-factor (differential-driven) changes over process variations.
I set up a few expressions to...
Re: single nmos lvs
It turned out that for the designkit I'm currently using, the 'pintext' (instead of 'pin') layer should be used for the pin definition. After the changes, the lvs is clean.
Re: single nmos lvs
Thanks for the tip. Unfortunately, currently I'm working with an immature designkit, no extraction tool available yet. Any other way to look around this problem?
An interesting observation is that, once I put this transistor in a higher-level circuit (e.g., a cascode...
single nmos lvs
I'm currently working on a single transistor layout. The transistor has four pins in the schematic (namely, gate, source, drain and bulk). In the layout, I define four pins accordingly, using 'pin' layer for both pins and labels. But after LVS, none of the pins are...