Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by iamczx

  1. I

    can LEC read svf file generated by DC

    dc_shell-t svf I can't agree any more. :)
  2. I

    [help] rippled/gated clock warning

    someone told me I should use sram_clk to be enable signal and use clk to drive the sram clk. Just like pic a shows. but I am puzzled . If there are some delay with sram_clk, the new_clk (=sram_clk && clk) will work correctly? Just like pic b shows. thanks
  3. I

    [help] rippled/gated clock warning

    Module A (input wire clk, input wire rst , ..... // other input, output reg sram_clk, ... // ohter sram control signal ); ... //use FSM to produce the sram_clk signal st0: sram_clk <= 1'b1; st1: sram_clk <= 1'b0; st2: sram_clk <= 1'b0; st3: sram_clk <= 1'b1; endmodule Module B (input wire...
  4. I

    [help] pt's error when read sdf

    There are some errors exisiting in the verilog code after re-checking the verilog code.Thx all
  5. I

    [help] pt's error when read sdf

    now I am doubt that it is the lib cell cause the error. the clock buffer : input ck, output c and cn, It has 2 output,therefore, the soc tell me that the buffer has 2 timing arc when cts. And all the clock buffer has 2 output pin in lib. So the apr enginner use common buffer to do apr. anyone...
  6. I

    [help] pt's error when read sdf

    pte-014 pt ##Worst case working condition read_sdf /direct/sh-home/kevin.sheng/design/809_i2c/layout/2006_0104_from_layout/pmp_dig_slow.sdf -type sdf_max Warning: The SDF file is version 3.0. Current SDF-3.0 supported constructs are: REMOVAL, RECREM, RETAIN and CONDELSE. (SDF-026) Error: No...
  7. I

    [help] how to set_dont_use in soc encounter?

    soc encounter for designers hello joe2moon, the soc encounter doesn't recongnize the set_dont_use command. and the set_dont_use command will not exist in the sdc file when you use write_sdc command in the design_compiler. Added after 6 minutes: sorry joe2moon, your method is ok. Maybe I...
  8. I

    [help] how to set_dont_use in soc encounter?

    set_dont_use when insert buffer to fix timing. I want to use buf4, not buf16 and so on... But how to tell the soc encounter dont use those cells ? thanks
  9. I

    Celtic tutorial/training slides

    Celtic tutorial at least the free mirror 's file is not corrupt. I have extract successfully. The file is too large to mail..
  10. I

    [help] how to set toggle value?

    Thanks both above. I will think yours advice over.:)
  11. I

    [help] how to set toggle value?

    there is a option about "toggle value",which is between 0-1 ,when analyze the power consume in soc encounter. How can we know which value should be set? What factors should be consideration? Thanks in advance. :)
  12. I

    [question] tcl script in design compiler

    design compiler tcl version It seems works :)
  13. I

    Verilog simulation error: instantiation of alu_operation failed

    verilog and alu Error: (vsim-3033) C:/Modeltech_xe_starter/my examples/test_bench_alu_operation.v(6): Instantiation of 'alu_operaion' failed. The design unit was not found. check your code . May you write wrong module name.
  14. I

    [question] tcl script in design compiler

    foreach all_design Thanks for your reply. But ,how to convert the result to a list? use list command? Can you give a example? I try many times ,but can't get correct result.
  15. I

    [question] a warning fanout

    report_net_fanout .hehe

Part and Inventory Search

Top