Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm trying to measure the distorsion of the 2nd and 3rd harmonics of a specific DAC (DAC37J82) with an spectrum analyzer R&S®FSH4 (also tried with MDO4104C). But I'm getting way worst results than the ones specified in the DAC Datasheet (tried at 50, 150, 250 and 350 MHz), I know how to...
Yeah I come to realise that. The scripting for FPGA is unecesarilly difficult and messy. I've tried to use the GUI but it seems that the .mif files doesn't update correctly (the system don't give any error), I also fixed the script, the problem was that the script file wasn't in the project...
Hello,
As the title states I want to pdate a .mif file without the need of compiling each time. Searching I found this intel link
Here it says that using this I should be able to do what i want:
quartus_cdb --update_mif <project name>
quartus_asm <project name>
So I write the following TCL...
I'm working with the Development Board of the Max 10. I would like be able to see the contents of the flash without the need of having to read all the addresses (it doesn't have to be real time). Or at least to be able to export a file with the contents of the flash.
Is there an option/tool...
Oh god, you are right, I wasn't looking at the correct place inside the VHDL, I though that I had the same number of addresses but in reality I only have 2^19 addresses.
Thanks for the help, and I'm really sorry losing your time, it was very obvious.
I don't get it. For example for the UFM I have 0xFFFF addresses while using the IP core (each address can have inside 32 bits). But in the RPD file I also have 0xFFFF addresses, but each address only have a single byte.
Sorry I tried to simplify the explanation and it hasn't been a good idea.
What I'm actually trying to do is to be able to write the FPGA firmware to the FPGA flash using Ethernet. For what I have developed I can write/read/erase the memory using Ethernet, what I'm missing is a way to...
I'm trying to the write the firmware of the FPGA into its flash memory with a custom core. So I need to first access the bitstream data, i've generated a .rpf file from the .pof (working with Intel's MAX 10 FPGA).
The doubt that I have is that, well, when I write/read the flash using the FPGA...
Here you can find examples with all the important VHDL conversions:
https://www.nandland.com/vhdl/tips/tip-convert-numeric-std-logic-vector-to-integer.html
I don't think that you can convert an std_logic to integer, you will probably need to use std_logic_vector signals of a single bit, like...
Hello,
I've designed a simple Ethernet stack that was working correctly on a Cyclone 10 FPGA (Evaluation board). During the migration to a Max 10 (Development board) I had a lot of problems implementing the same stack, my focus was always on the RGMII (MAC and PHY) as I thought the problem was...
Thanks you very much for all the answers. I've found the register you mention. As you all have commented I had to first get the NDA Datasheet. I haven't try it yet, but I guess that this will solve my problem.
Thanks again.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
