Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think the gain loss at your bandwidth point is caused by
the following:
(1) Transconductance or OP has a finite gain, for example, at corner case gain drop from 50db to 40db
(2) Transconductance or OP has a parasistic RHP zero, the zero is moving at corner case.
I get the same result as you...
hi, about trimming, there are three kinds of trimming technique
(1) metal fuse,
(2)poly fuse
(3)lazer fuse
you can choose anyone of them.
when test after mass-production, test engineer design a probe card accroding your chip layout and write a C program, The computer run the C program...
hi, please add the followiing line in you .cdsinit
setSkillPath("$MGC_HOME/shared/pkgs/icv/tools/queryskl")
load("/tools/calibre/ixl_cal_2003.4_9/shared/pkgs/icv/tools/queryskl/calibre.skl")
I have IC50 for solaris,How to install license of it? In addation, I have IC50 for linux and its license, can the license of linux IC50 be used by solaris IC50?thanks a lot.
hi, I want to generate a 100nA current for low power bandgap(total current is less than 2uA).
The process is 0.5um CMOS, if we use resistor ,then we need a rsistor with a value
4V/100nA=40MΩ !!! it will need too much layout area
if we use mos transistor , in tt ,current=100nA .in ss current...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
