Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How to enable and disable the clock gating check in SDC, as set_disable_clockgating_check need
know the instance name which need later stage, how to set this contraint during Synthesis stage
while still have RTL code.
what is the best way to do that, my design have a lot unwanted...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
