Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by hojjat-kaveh

  1. H

    Very high precission COMPARATOR

    http://www.sdrforum.org/pages/sdr05/4.1%20System%20Implementation%201/4.1-03%20Anderson%20et%20al.pdf
  2. H

    Bandwidth of comparator

    propagation delay bandwidth comparator I think bandwidth is equal to delay for comparator. Both "delay" or "bandwidth" has same meaning.
  3. H

    Does any simulator plot the hysteresis of a comparator?

    Re: comparator design can u upload the transient simulation results and schematic?this will help us understand better. are the oscillations only during the h-l transition? this problem can occur if pmos is made strong enuf that input cant override the data at the output....
  4. H

    Recommend the best comparator for ADC and DAC design

    Re: comparator......... my project requires to design folding and interpolation ADC can you help me
  5. H

    any good paper on static comparator

    I am using the 1.5bits per stage architecture and hence the gain in each stage would be 2. Added after 3 minutes: this paper is usefull papar about comparator...
See more

Part and Inventory Search

Back
Top