Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by hionyeh

  1. H

    About Layout design rules and layers

    CAD layer is layer number for layout purpose. It's different with every company. MASK ID is foundry identify mask layer purpose. It's also different with every company. So you jsut can replace CAD layer by layout drawing.
  2. H

    Any concern of overlap for VIA1 and contact

    As I know,the contact and via stack depend on the FAB CMP process stability,It's will induce reliablity, yield etc.....,but 0.35um process have to conquer this issue.
  3. H

    Common practices of a good analog and mixed Layout Designer.

    I suggest "The Art of ANALOG LAYOUT" by Alan Hastings.
  4. H

    ESD Transistor: Why the pitch contacts of the Drain should..

    You can reference the foundary ESD design rule to solve your problem.BR
  5. H

    Layout off-grid problem

    here are suggestion: You can use virtuoso streamin option snap to your target grid,it may be cause some gap at your database,you have to check DRC fix it.
  6. H

    Looking for reference on Power Mos Layout skill

    Power Mos Layout skill Hi, I'm junior power mos layout.Are there any body know the power Mos big size driver layout skill or any reference data.Thanks&Happy new year

Part and Inventory Search

Back
Top