Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by HighTechEE

  1. H

    how to implement EDF with ram instantiation in ISE

    Is your blockrams blackbox instantiations in your top level code? If so, then you will have to provide the BRAM's .edn files in the ISE PAR tool...
  2. H

    how about simulator developed by xilinx itself?

    Yes, here ya go: Xilinx ISE 7 In Depth Tutorial **broken link removed** go to page 93... PS - This simulator works in Windows only...
  3. H

    How to interface NIs ADC081000 (1Ghz) to a FPGA(200Mhz)?

    Re: ad &fpga You can use a highspeed demux, Atmel makes one that will take 10bits LVDS at 1GHz in 1:8 mode, or 2GHz input in 1:4 mode. That will get your input freq to the FPGA down to 125Mhz or 250MHz...
  4. H

    DSP algorithms to FPGA design flow...

    Hello All, Anyone have experience/a favorite EDA tool to take DSP algorithms into FPGA design flow? My design flow will be Matlab modeling to generate the algorithms then would like to generate a synthesizable HDL code (preferably VHDL) as a result. The options appear to be: 1. Handcrank...

Part and Inventory Search

Back
Top