Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by hetang0503

  1. H

    cadence IC 6.1.7 installation problem: Command Interpreter Window (CIW)

    Re: cadence IC 6.1.7 installation problem : Command Interpreter Window (CIW) No , how to do that ?
  2. H

    cadence IC 6.1.7 installation problem: Command Interpreter Window (CIW)

    cadence IC 6.1.7 installation problem : Command Interpreter Window (CIW) hello , In cadence virtuoso when i open ADE L windows and run circuit at that time this error showing in CDS.log. So, how to solve this error !! Thank you
  3. H

    How to find Beff and Vth of MOSFET for GF 22FD-SOI 20nm technology

    I plot Id Vs Vgs for MOSFET , i get value of Vth . By equation , Vds_sat = Vgs - Vth to find Vth . If we have value of Vds_sat and Vgs . To get exact value of Vth value !! Because in this technology the value of Vth is varying , so thats way I confuse.
  4. H

    How to find Beff and Vth of MOSFET for GF 22FD-SOI 20nm technology

    How to find Beta Effective value and Vth value in cadence virtuoso I try in ADE L window:- Results -> Print -> DC Operating Points , of MOSFET. But Beff and Vth values not showing in 22FD-SOI. So is there any trick or method to find Vth and Beff .
  5. H

    NMOS and PMOS W/L Ratio

    Hello, I am working on the chip level design using the GF 22FDSOI 20nm technology. In 20nm technology how to set W/L ratio.

Part and Inventory Search

Back
Top