Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How to generate a ramp voltage in Cadence SpectreRF (or AMS)? I am designing a compartor and need to give a ramp voltage at one of its inputs, the other input being a dc voltage. Can anyone suggest me ideas to generate a ramp voltage.
Thank you.
HI,
I am designing a PLL, and I wanted to know if I could get any formulae for the lock time and capture time of the PLL. I tried looking in Razavi's book, but cannot access it dont know why! if anybody could write the formulae here then it will be a great help.
Thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
