Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. To answer the first Question easily you should think of the resistance between layers, each contact or VIA is a metal infusion that connects two layers, so if you only use one you would have a lot of resistance and therefore not a good connection, now if for any reason this connection were...
I know it's very late but i had the same error and wanted to post a better description on the problem and specially the ways to fix it.
The problem is that there is an environment variable called LD_LIBRARY_PATH that is used in the path to libraries in Pycell and if you are using any 64 bit...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
