Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by heipo

  1. H

    Xst:1290 Hierarchical error in verilog

    Thanks. I am using the outputs from the debouncer only as variables in conditional statements in the numinc function. Do you think that may have caused the error?
  2. H

    Xst:1290 Hierarchical error in verilog

    Xst:1290 Hierarchical error in verilog on Xilinix Hi. I have been getteing this type of error in verilog and cannot figure out the issue: "WARNING:Xst:1290 - Hierarchical block <inst_debo1> is unconnected in block <MainModule>. It will be removed from the design. WARNING:Xst:1290 -...

Part and Inventory Search

Top