Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My question was what is the effect of control loop with the degradation of E-cap. I know the loop will get affected, but I need to know how.?
Also, need to know about the degrading parameters of Diode and MOSFET.
Dear Edaboard,
I am a NEW hire in our company and I am trying to understand the Analog PFC in the design.
In a PFC, the most critical components are MOSFET, DIODE and the E-cap which can degrade over a period of time.
E-cap Degradation, implies either ESR value increases or Capacitance...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
