Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by hatame

  1. H

    simulation failed with elc

    hi i work with elc for characterization cell. my config file is this SETUP = "/home/test/cds/test/setup.ss" PROCESS = "typical" SUBCKT = "/home/test/cds/test/inv.scs" MODEL = "/home/test/cds/test/model-file.scs"and my setup file is this Process typical { voltage = 1.8 ; temp =...
  2. H

    import lef file in SOC

    yes, when i want generate lef file with abstract generator.و would enable me the "Export TECH LEF Data" option in export LEF window
  3. H

    import lef file in SOC

    hi all i was created .lef file with abstract generator but when SOC read this file, i get two error: SOCLF-121: you need to have cut layer after 'METAL1' SOCLF-3 : Error found when processing LEF file './abstact.lef' anyone could tell me why?

Part and Inventory Search

Back
Top