Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
[/COLOR]Just to close the loop on the thread:
You can set an ideal net by: set_ideal_net [get_nets -of_objects [get_pins your_pin_path]]. The problem is this ideal net wont be propagated. So if this net's path has combinatorial logic then the ideal net wont propagate unless all the inputs to...
Clock nets and asynchronous resets are generally specified as being ideal during synthesis. It is the responsibilty of the layour engineers to lay the clock tree and the reset tree so that the skew is within limits and that the circuit meets timing.
However my question is:
How are synchronous...
The synthesis tool isn't great at buffering high fanout nets (I miss timing by a few pico seconds which could very well be met). So I would rather have that taken care of in the backend layout process. Do backend layout houses have an option of buffering the synchronous reset nets? Or is it...
Clock nets and asynchronous resets are generally specified as being ideal during synthesis. It is the responsibilty of the layour engineers to lay the clock tree and the reset tree so that the skew is within limits and that the circuit meets timing.
However my question is:
How are synchronous...
Clock nets and asynchronous resets are generally specified as being ideal during synthesis. It is the responsibilty of the layour engineers to lay the clock tree and the reset tree so that the skew is within limits and that the circuit meets timing.
However my question is:
How are...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
