Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by harish_yadav

  1. H

    Fatal Error : Error while evaluating capacitor value

    Fatal Error : Error while evaluating XC2.X1.Cmain2 capacitor value "Ccap**(1.0+VC1*abs(v(Pos,Neg))+VC2*abs(v(Pos,Neg))*abs(v(Pos,Neg)))" I got this fatal error while simulating the common drain amplifer. please help me in fixing this problem thanks in advance;-)

Part and Inventory Search

Back
Top