Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am newbie in FPGAs. I work on Xilinx FPGAs and on Xilinx ISE 14.7 IDE (Yet to learn Vivado). I would like to know about the scope of STA in FPGAs. Whenever I design something in FPGAs and fail to meet timing in FPGAs, what I do is playing around in HDL codes and set design goals to "best...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
