Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
if load pulling occur,what kinds of result will you get,when you check the phone's performance?
phase error, PVT (low level,high level),or something else?
for different TX chains ,such as direct-up-convertion or offset PLL ,which is easier to be affected by load pulling?
thanks.
As mentioned, modern test equipment performs the necessary signal processing
automatically, making these measurements straightforward and fast. It is
also useful to view phase error versus time—especially in R&D and when fault
finding. For example, a phase and frequency error test might fail the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.