Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by hana3_2

  1. H

    How to calculate cell delay and net delay in PrimeTime?

    Hi all, Please help me to know about calculation cell delay and net delay in PrimeTime. Thanks,
  2. H

    PrimeTime Training Material Required

    Hi Vamsi please send me, please Thanks
  3. H

    Setup and Hold violation for the same register?

    I agree with them. I think this only occur in a small part of the path. So, you can fix this separately.

Part and Inventory Search

Back
Top