Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by hamletboy

  1. hamletboy

    Comparing two layouts

    I Hope there is no option is available in cadence . Better you can try in caliber tool , its easy and you will get better result. .
  2. hamletboy

    Matching and Layout problems !!!

    Did you the multiplier were same in sch and layout , Because i saw a 4multiplier in sch ?
  3. hamletboy

    Why vgs as large value for current mirror matching,small value for voltage matching?

    Hi .. In current mirror circuit we should follow the vgs>vth . So we were keep a maximum value for vgs. But I do not know about voltage matching . Can you explain about Voltage matching its more helpful for me
  4. hamletboy

    2-fingers CMOS transistors in Virtuoso

    I hope in updated cadence you can see the option like "switch S/D" . Which mean we can switch the source and drain depending on the circuit .
  5. hamletboy

    Replacement of mosfet

    Did you try the find/replace option in cadence Tools menu:
  6. hamletboy

    LVS error while i use cds_thru-schematic

    Hi All, std cell have a global connection, so i use the "cds_thru" instance for global to normal connection like "vdd! to vdd". While i ran the lvs i got instance error, port error etc.
  7. hamletboy

    Skill code to convert Polygon to Rectangle

    _leTbCommand("_leTbConvertToPolygon()") Try it.
See more

Part and Inventory Search

Back
Top