Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am working on creating 28nm technology ATPG library. I like to start with Libcomp.
Any suggestions, dos, don'ts, cautions, etc., I will appreciate it. You can send me some documents at <rahman at soomro dot com>.
Greatly appreciate your help.
Thanks.
When using Transition Delay Fault model, there are 2 schemes:
- Launch on Capture
- Launch on Shift
When do we have to make this decision?
What do we need to consider making a selection?
Can we implement both on a given netlist?
What is the impact on test coverage by either methodology?
Never be hopeless. No matter what you do, you will get what you are destined.
There are lots of opportunities for new grads and young talent. Carnegie Mellon is a good school, you should not worry about getting a job. You will be picked up even before you get your degree. When you are at...
What do you suggest to stay current with ASIC, DFT, and other technical stuff while being out of work. Hardware tools are not available over the Internet to practice, what one can do to stay current?
Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
