Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I don't know verilog, so I decided to generate the verilog code through RTL Compiler, then I copy and paste him in the verilogA cell view in virtuoso, but when I click to "check and extract" it shows the error below.
Warning from spectre during AHDL compile.
WARNING (VACOMP-1086)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
