Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by GurenMarkV

  1. G

    Unable to get this verilog code to loop the state machine for number of iterations

    I do not know what blocking and non-blocking is or how that affects the result since it did compile and give output once. Can you go into a bit more detail?
  2. G

    Unable to get this verilog code to loop the state machine for number of iterations

    The objective is to perform a singular function with at least a hundred iterations. Final goal is to completely make it gate-level. I could not figure that out so I am trying to get regular code to work. But I cannot get this state machine to loop even twice. There are a lot of random commented...

Part and Inventory Search

Back
Top