Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
especially in advanced nodes and high-frequency applications, the parasitic is significant and resolution of 10fF might be not high enough in my opinion. 0.01fF is realistic and in big designs, those parasitic accumulate very fast.
using ! make global net and is not recommended, you can use vdda and vdd for example to represent analog domain supply and digital domain supply.
there are layout layers designed for this issue of separated supplies that enable you to connect to different substrates in the same layout(PSUB2 if...
Things you can consider checking are:
CM sensitivity - how input signal CM effect decision time/resolution
The effect of the frequency of the different phases(CLK)
The sizing of positive FB transistors and the parasitic capacitance on the output node should limit your comparator speed
Noise...
Hey,
M7 to M3 is pretty far, you can try enhance the layout with shielding the clock's routing with bottom vssa plate(and even side&top shield). I would also see what happens with r-only extraction to examine if it cc issue.
MX is like a buffer between the sensing stage to the latch stage. the differential input (INN/INP) create differential current discharging the capacitance on nets FN and FP in a rate ~(proportional) t , with the introduce of Mx the t required to activate the latch is longer then in different...
I was referring the device self capacitance, you correct in the sense that the overall parasitic is more dominant because structures become denser with narrower routings and contacts also because the device self capacitance getting smaller so in percentages the parasitic play more critical roll.
For analog designer to migrate a circuit to more modern process (alike 5nm as you mentioned) is usually will make the circuit perform worse.
Transistors behavior much more interwind with higher order effects, and a lot of time you lose some degree of freedom with choosing the physical size of a...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
