Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hspice simulation of sram cell
Hello,
I am trying to design a 6T sram cell in spice and i dont know how to simulate the write/read operation in the same C and CL lines.
I trigger those lines with inverted pulse voltage to perform the write operation, but i dont know how to "change there...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
