Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by gregbowers

  1. G

    verilog/sv parser for instance signal connections

    Hello Pyverilog: Python-based framework for Verilog/SystemVerilog analysis, supports parsing multi-modules. MyHDL: Python package for hardware description, has Verilog/SystemVerilog parsing capabilities. Migen: Python tool for digital design, supports Verilog code generation and analysis...
See more

Part and Inventory Search

Back
Top