Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by gpremala

  1. G

    how to reduce cell leakage power in large design

    what type of constraints should i give for body biasing in design compiler
  2. G

    how to remove undriven cells or pins in design using design compiler

    how to remove undriven cells or pins in design using design compiler
  3. G

    how to reduce cell leakage power in large design

    how to reduce cell leakage power in large design
  4. G

    Gate Count Vs Slice Count

    Device utilization Number of Slices: 8004 out of 11264 71% Number of Slice Flip Flops: 2665 out of 22528 11% Number of 4 input LUTs: 15891 out of 22528 70% Number used as logic: 7221 Number used as Shift...
  5. G

    What exactly mean operating conditions

    waht is these conditions BCCOM, NCCOM, WCCOM and LTCOM how different from another which one i have to chose and when
  6. G

    System Verilog and System Verilog Assertions Tutorial

    check these also http://www.doulos.com/knowhow/sysverilog/tutorial/assertions/ http://www.asic-world.com/systemverilog/tutorial.html http://electrosofts.com/systemverilog/ http://www.testbench.in/AS_00_INDEX.html...
  7. G

    Anyone has tutorials for Astro?

    thank you it is helpful to me
  8. G

    Can someone provide an workshop of JupiterXT

    can any one provide astro workshop wit documentation please..........
  9. G

    JupitarXT tutorial/workshop needed

    JupitarXT workshop please any one can provide jupitarxt tutorial/workshop with docs
  10. G

    H.264 hardware Encoder

    can any one have verilog source code for h264 encoder..... please help

Part and Inventory Search

Back
Top