Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
DTFS is taken for periodic discrete signals and DFT is taken when these samples are to be fed to the computer for calculation.Actually the DTFS of a signal will be periodic discrete in nature, so this periodic signals is furthur sampled over a period so that the values can be used by...
i think that core utilization gives an idea about how much of the core area is occupied by standard cells and hard macros.
but when i changed the cor utilization ratio ,the core area is also changing??
why should the core area change if it's just the utilization of standard cells and hard...
i'm so particular about knowing two things
1) why we have to use cap table or native extraction.
can't we use ICT file directly as we do for fire and ice??
2)do these scaling factor need to be find out each time we do a design, or is it a single value for a particular technology...
soc encounter cap tables
how the RC value is obtained from cap tables and scaling factor.
do we need to obtain scaling factor for every design we do??
or is it to be genereated only once for a particular technology???
if its not design dependent then we need spef data to be provided for...
I have 1 year experience in Virtuoso layout editor and assura.
Currently I’m working in soc encounter,
I hold a bachelor degree in electronics engg.
Please let me know how I should apply for jobs in the above fields, abroad.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
