Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The maximum operating frequency get increased or decreased based on the direction of the skew..
For further details there are many topics on this forum dicussing about setup ,hold ,skew and operating frequency ....search in this forum
Re: Delay!! Help!
If logic 1 comes, both the flipflops are set so the output comes out without any delay. When the logic goes to 0 the set is removed . So the logic zero is delayed by two clock cycles as it has to pass through two flipflop.
Re: Delay!! Help!
If the positive edge shouldn't be delayed then use two D flipflops cascaded.
Use the given input as D input to the first flipflop and set inputs of both the flipflops
In this case it should be taken care than the input signal should not violate the minimum pulse width ....If...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
