Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I have implemented a 2-stage pipelined architecture of JPEG-2000 encoder and would want you to give your views about the same. The maximum speed achieved is 37.485MHz. Some of the details I have listed below:
1. I have not used multipliers at all, so that the architecture can be dumped...
You need to first make a block RAM, if you consider the hardware implementation and feed it with the image bits. It depends on what you consider the word size and column size to be in the RAM design, which will influence how you read those bits in your FPGA. Their's IP core for the designing of...
the ilaplace of Y(s)=H(s)*X(s), that i am getting is: 1/9 - t/(3*exp(3*t)) - 1/(9*exp(3*t))
what's the problem with this.
And why output should be 1.0??? ( in case of step response)
to evaluate the step response of a transfer function, say Ts, we write in matlab: step(Ts)
Mathematically this is same as multiplying the transfer function Ts with 1/s and then plotting the inverse laplace transform of (1/s)*Ts.
I am trying the same in matlab. Have a look at the code...
can anyone provide a link for learning on how to model microstrip lines feeding circuit in FEKO? I don't want to make a filter design using them, all I need is to design a feed circuit for my antenna using microstrip lines. I just want to see how much my circuit design will radiate and other...
but are passive LC circuits gonna provide accurate output SUCH HIGH FREQUENCIES? Also, you said I/O delay of any pin would provide the delay, so how can I use this feature of a digital IC.
---------- Post added at 08:39 ---------- Previous post was at 08:38 ----------
Kalyanasv: sorry I did...
I looked all the suggested posts when I typed the topic and so I am asking about this once again.
I wanna produce a constant phase shift of 120 degree at 1-3 GHz. Is there any possible IC for it?? Probably the answer is NO (I am not sure).
So I wanna know how to implement the same on FPGA, i.e...
I am working on a project in which I have to design an array (of antenna) pattern to steer a beam 360 degrees. Can anyone provide me any info on a phase shifter circuit or an IC to work with? frequency range is 1GHz-2GHz.
thnx amir for the link. but i am more interested in a circuit that i can make myself in the lab. is it possible, can i get one or i have to go for this ic only?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
