Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello guys,I am new to the custom layout domain,So wanted to know like wat do a Layout guys need to learn to excel in layout.
Like some tips from experienced Layout guys out here who could give me some tips like wat to do and what things to be noted down and so on as i am a fresher in the analog...
Please do provide some solutions for these queries as i need to know the solutions
1. What kind of issues or a report does a Backend Physical Design guy give to the Synthesis guy ones he has received the netlist.
And what checklist should be done by th PD guy before starting off the flow...
sorry if wrong but i came across like CDF stands for Component Description Format is it write or wrong please do correct me
Added after 36 seconds:
and wat does callbacks,netlisting and qualification data means when related to PDK
1. What does these all terms refer to like Development and maintenance of PDKs,
creation of techfiles, symbols, PCells, Call Backs, CDFs, netlisting and the creation of Qualification data.
2.Can any1 name some PDK automation tools
3. can any1 refer some book for PDK or mail me...
Re: Interview ques? which was asked. Need some help in solvi
The question was as it is with no other info given ,u need to assume the values for the capacitor,when we asked the interviewer.
So like wat is the voltage of C2 with the assumed conditions
1.One inverter is connected to 20 inverters. Wp/Wn of all 20 inverters is 2/1. Scale the driver inverter appropriately.
2.What are the critical issues during synchronising between 2 clock domains?
3.Two capacitors in parallel with a switch in between. Initially switch is open and C1 is charged...
What kind of issues can be faced while Physical design in each step particularly in
And ways to overcome them?Or can any 1 suggest some good book on PD which explains each step in complete detail
What is the difference between STA and CTS when the goal of both the processes is same?Which is given highest priority and why?
Why cant we fix hold time in front end as we do setup and then move on Back end?
What are Scan Chains?What does it contain(combo logic or FF)?
Why do we detach Scan Chains before proceeding to Placements (though the area for Scan Chains are taken into consideration in Floorplanning)and attach again after CTS?