Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
simprim error
I have get the same error when using modelsim 6.0 to complie the simprim_VITAL.vhd library of xilinx .
I have check the error line of that file, it seems that the tisd timing genetic, which is related to two entity ports of different types ( array of std_logic_vector and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
