Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by giri_lp

  1. G

    Performing read operation from from a chop

    Re: Performing read operation from a chip Thanks sharath666 for the very quick response. I will do it this way. Is there any other way? (i was imagining some vague and complex stuff like pushing the address into a queue and pop it one by one and driving on the third party chip interface)
  2. G

    Performing read operation from from a chop

    Hello, I am writing RTL for a module, which interfaces with a different chip on the platform. As part of the flow, this hardware module needs to do 10 register reads from the third party chip. Read flow is => Module writes address, valid and rw signals on the first cycle and the...
  3. G

    input capacitane of a standard cell

    Hi, I have got a very basic question. What does input capacitance of a standard cell signify? What does it mean Thanks in advance. giri_lp
  4. G

    non-resettable flip-flop

    Hi, I have a generic question. Where do we use Non-resettable flip-flop in the design? What are the advantages of Non-resettable flip-flop -Giri
  5. G

    What is the most important SV and UVM?

    Start with System verilog and then go to methodology SV for verification by chris spear is a nice book.
  6. G

    [CDC] data transfer between synchronous clocks

    Hi ads-ee, I am going little slow :(. 1. Using 100M and 90deg phase shifted 100M clock, alternate nibbles has been sampled 2. using 180 deg phase shifted 100M clock I am able to sample the 8bit data. Does that makes sense?
  7. G

    [CDC] data transfer between synchronous clocks

    Thanks barry Thanks ads-ee, can you give a hint for the logic involved?
  8. G

    [CDC] data transfer between synchronous clocks

    4 bit wide data bus needs to be transferred into slow clock domain. Sending clock is 100Mhz and receiving clock is 50MHz. The two clocks are synchronous clocks (clocks are derieved from the the same PLL). The 4 bit data changes every write clock cycle. How to do a CDC without using FIFO?
  9. G

    asynchronous FIFO help

    Excellent analysis.. Thanks :0
  10. G

    Dynamic threads in system verilog

    Re: Dynamic threads in SystemVerilog Thank you. I will do some exercise staring at a piece of example and will get back if I have any questions
  11. G

    Dynamic threads in system verilog

    Hi All, I am learning SV and I am coming across the concept called dynamic threads. Can any one please explain me the concept of dynamic threads? -Giri
  12. G

    Plan for checker - Interview question

    Hi All, Recently I had this question in an interview. Request is 1 bit input to the DUT and grant is 1 bit output from the DUT. Design is when request goes high, ack has to follow request and should go high within 64 cycles. Similarly when request goes low, ack should go low within...
  13. G

    encyclopedia of electronic circuits

    Re: best book Try to google analog lectures from youtube and other sources. This may help a lot

Part and Inventory Search