Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone,
I have a simulation test bench for hspice that alters through pvt corners. However every time I run the simulation it only simulates the title condition and ignores the alter statements. This is what I have:
.title tt
.lib ‘path to model file’ tt
.temp 25
.data...
Hello Everyone,
I have a simulation test bench that alters through pvt corners. I've been using the same simulation setup before but it is not working in my new project. What happens is that HSPICE runs my .title corner and concludes it but finishes before going through any other corners...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
