Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
A CDF component has been defined via AEL macro pcell and has been used in the other layout window. How can this component be used in the co-simulation environment with CDF parameters available in the top cell hierarchy so that ADS optimization engine can be used? Please see the figure...
Hi,
I have a 80 GHz differential Colpitt oscillator with a wide tuning range. I use ADS HB oscillator analysis to simulate the oscillator (with Osc2 Port).
Now I want to simulate the injection locking phenomena. Injected signal frequency will be close to the free running frequency of the...
Hi all,
Can someone please explain this statement to me, "Oscillator is ruuning at 6 dB pad (attenuator) to avoid frequency pulling".
https://www.youtube.com/watch?v=7jyCchLAu1o
I know about frequency pulling but I didn't understand the above statement.
Thank you very much.
Hello,
Why BSIM4 Mosfet model is called level=8 in Pspice and level= 54 in Hspice ?? Why different names for Hspice and Pspice ???
If I have Hspice model as given below, can I use the same model, as it is, in Pspice. I only need to change the level = 8 in Pspice. Right ...
Hello,
A Basic Question:
Two paralle long coupled traces on a PCB have lets say mutual capacitance of Cx.
Say one trace is open ended at one end and connected to GND Via at the the other end. Now if somehow I remove that GND connection at the top, will the two conductors will still have a...
Thank you for your replies. If I place a PCB above a coil having AC magnetic field and assume that the PCB has a GND plane as a return path say complete TOP layer and a track at the bottom. Then the magnetic field produced by the coil and magnetic field produced by the PCB track (and return path...
The upper limit of achievable data rate is given by Shannon's Theorm
The Theorem can be stated as:
C (Channel Capacity) = B * log2(1+ S/N)
S/N is signal to noise ratio at the receiver.
Moreover the noise at the receiver is directly proportional to Bandwidth ( KTB ).
So you can calculate N...
I am using BQ51050B (Texas Instrument IC) for wireless charging and LTC2942 (Linear Technologies) for Battery State of Charge Monitoring. The u-Processor communication with LTC2942 is via I2C interface. When wireless charging is not in action, I read always correct value (say with probability...
Hello;
I am currently working on Qi based inductive wireless charging solution for a medical device. The problem is now I am stuck with magnetic interference from the coil. When wireless charging is active, I face problem with I2C/SPI communication between my components.
I am curious about some...
The above mentioned type of symmetric nand gate will provide you equal rise and fall time in all the cases. The price you need to pay for this is higher no. of transistors.
Either this equal rise and fall time is required or not depends upon your requirement. Usually this is a rare requirement...
If it is really needed to match the rising and falling time of the nand2 gate (as an example) under all conditions , then we use symmetric gate type and then size the NMOS and PMOS properly.
Use this type of symmetric structure and then size the gates.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
