Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by gemini_77

  1. G

    Scan Chain Test Pattern of ATPG tool

    kindly through more light on the requirement of 0->0 & 1->1 what is the defect that will be covered by the above sequnence Thanks in advance Gem
  2. G

    How EDT tool (Scan compress tool) applies cell constraint

    Hi, Let me know your thoughts on how the EDT (Embedded Deterministic Test) from Mentor Graphics applies scan cell constraint?? To be clear on the question, the scan chains are hooked to the LFSR output. If I want to apply a cell constraint on some of the scan cells, how the tool would...
See more

Part and Inventory Search

Back
Top