Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by funzero

  1. F

    How the simulator handle the 'X' logic?

    STATE <= INC_NTERM because X is not equal to 1
  2. F

    Is anyone using the CoWare LISATek Product Family?

    Is there a software link . I want to try this
  3. F

    List of companies VLSI

    very thankful to your effort.
  4. F

    VMM / OVM which one to use?

    ovm vmm in my opinion, the better one should have some feature like below assertion coverage constrained randomization transaction qualified verification platform such as usb , pci , ethernet ,arm good documents and VMM seems to be better.And one important notion,what tools do you current use?
  5. F

    Logic partitioning question

    it all depends on your design target. if you want to find more on transistor level optimization and tradeoff . you can search " trade off in analog design ". hope to help!
  6. F

    Synthesis--> Generic cell library

    there is no timing infomation in generic library. it is used to translate rtl logic to gate level . after mapping to real library, you can get timing info.
  7. F

    Looking for documents about ECC memory

    Re: ECC memory. try google search engine
  8. F

    Why latches are not preferred in any design?

    Re: Latch -reg. latch can be found in cpu design. buf reg are more popular in eda,because it suite the tools such synthesis and STA well
  9. F

    interfacing controller, endpoint buffers USB n processor?

    Re: interfacing controller, endpoint buffers USB n processor you may use a fifo to buffer the data .and match the different clock speed
  10. F

    How to simulate a SystemC design with Cadence NCsim?

    cadence irun ncsc will compile the systemc file into simualtion database,than you can use ncelab ncsim
  11. F

    Anyone can tell me the difference between VCS and VCS-MX?

    vcs mx vcs better i think vcs-mx can do some analog simulation
  12. F

    Where can metastable window for a flop be found?

    Re: Metastable Window. it is the window between setup time and hold time
  13. F

    What violation is more important after CTS: setup or hold?

    Re: CTS both will be done. cause setup violation will occur at slow path ,while hold violation will occur at fast path . they will not bother each other
  14. F

    Looking for some useful materials about System Verilog

    Re: System Verilog Hardware Verification with SystemVerilog the author also write book : Hardware Verification with C++
  15. F

    What is case analysis and how to disable the timing arc in Design Compiler?

    Re: case analysis for example, you have a clock mux , one input is normal clock , another is test clock, the two clocks work in diff period. the slow test clock may have a hold violation , the normal clock may have a setup violation. you can use set_case_analysis to analysis the timing of the...

Part and Inventory Search